Improving the Soft Error Resilience of the Register Files Using SRAM Bitcells with Built-In Comparators